

Interleaved-Connected Split Planar Resonant Inductor Design in 1 kV SiC LLC Converters

TANG Jiacheng, YAO Kaiqi, ZHU Wenming, GAO Zhesi, XU Zhiwei,
ZHANG Zhiliang*, REN Xiaoyong, CHEN Qianhong

Aero-Power Sci-Tech Center, College of Automation Engineering, Nanjing University of Aeronautics and Astronautics,
Nanjing 210016, P. R. China

(Received 15 May 2019; revised 10 July 2019; accepted 15 August 2019)

Abstract: Design method of split planar resonant inductor in 1 kV SiC logical link control (LLC) converter is proposed, which ensures the converter power density of 93.59 W/in^3 and peak efficiency of 95.73%. Split resonant inductor helps to provide symmetrical resonant current by symmetrical impedance, and improves the distortion of resonant current, which ensures the efficiency of the whole converter. An interleaved winding connecting scheme improves the power density of the planar magnets, which contributes to power density improvement. Design method and calculation process of such split planar resonant inductor are provided. To verify the feasibility of the proposed design method, a 1 kV/48 V 6.6 kW, 210 kHz SiC LLC prototype was built, and the experimental results are given.

Key words: SiC; LLC converter; split resonant tank; design method; interleaved winding connecting scheme

CLC number: TM402

Document code: A

Article ID: 1005-1120(2019)05-0715-09

0 Introduction

With the development of SiC MOSFET, 1 kV bus voltage is available to reduce the current and thus reduce the loss of bus^[1]. Recent years, lots of effort is made on logical link control (LLC) converter in high voltage situation. A 800 V input 28 V/2 kW three-level converter is proposed in Ref.[2], but three-level topology need more switching components, which has low reliability compared with 2-level topology. A 800 V input and 500 W output LLC converter is presented in Ref.[3]. A 380 V input 6.6 kW output on-board charger is present in Refs.[4-5]. However, in cases as tethered drones, 1 kV input voltage and over 4 kW power is preferred, so further work needs to be done in such applications.

LLC converters with the split resonant tanks provide solution. A 1 kV input and 4 kW output LLC converter is presented in Refs.[6-8]. Since

140 ns switching time of SiC induced high dv/dt of $11.8 \text{ kV}/\mu\text{s}$ at 1 kV input stage, large displacement current emerges through the parasitic capacitance of planar transformers, which distorts the resonant current and breaks the zero voltage switching (ZVS) condition. Split resonant tank provides symmetrical resonant current by symmetrical impedance, and improves distortion of resonant current. However, no design method of the planar inductor in such split resonant tank is proposed.

This paper proposes a method to design such split resonant inductor in LLC converter. Besides, an interleaved winding connecting scheme is proposed to further improve the power density. The key point is to increase the utilization of the winding connectors, decrease the number of connectors on each print circuit board (PCB), and reduce the quantity of clearances between connectors. With the interleaved winding connecting scheme, the converter power density rises from $63.4 \text{ W/in}^{3[7]}$ to

*Corresponding author, E-mail address: zlzhang@nuaa.edu.cn.

How to cite this article: TANG Jiacheng, YAO Kaiqi, ZHU Wenming, et al. Interleaved-Connected Split Planar Resonant Inductor Design in 1 kV SiC LLC Converters[J]. Transactions of Nanjing University of Aeronautics and Astronautics, 2019, 36(5):715-723.

<http://dx.doi.org/10.16356/j.1005-1120.2019.05.003>

93.59 W/in³. The method for realizing such connecting scheme is provided in this paper either.

1 Inductor Parameter Design

1.1 Design of resonant parameters

Fig. 1 is the topology of the LLC converter with split resonant tanks. Planar magnets are adopted owing to low profile, good thermal characteristic and ease of manufacturability^[9-10]. The input voltage varies from 900 V to 1 kV, and the output is 48 V/6.6 kW, thus high ratio transformer is needed. To improve the thermal performance and reduce the height of the whole converter^[11-13], matrix transformer is adopted, and the transform ratio of single transformer N is calculated as

$$N = \frac{V_{in}}{n_{tr} V_o} \quad (1)$$

where n_{tr} is the number of transformer, V_{in} the input voltage, and V_o the output voltage.




Fig.1 LLC converter with split resonant tanks

Since the transform ratio of single transformer N is decided, the maximum gain can be calculated as 1.1 when the input voltage is 900 V, and the minimum gain can be calculated as 1.0 when the input voltage is 1 kV.

According to first harmonic analysis (FHA), the DC gain G_{dc} of the converter and the resonant parameters can be calculated as

$$G_{dc} = \frac{1}{\sqrt{\left[1 + \frac{1}{\lambda} \left(1 - \left(\frac{1}{f_n}\right)^2\right)\right]^2 + \left(f_n - \frac{1}{f_n}\right)^2 Q^2}} \quad (2)$$

$$f_n = \frac{f_s}{f_r} \quad (3)$$

$$f_r = \frac{1}{2\pi\sqrt{L_r C_r}} \quad (4)$$

$$\lambda = \frac{L_m}{L_r} \quad (5)$$

$$R_{ac} = \frac{8(n_{tr} N)^2 V_o}{\pi^2 I_o} \quad (6)$$

$$Q = \frac{1}{R_{ac}} \sqrt{\frac{L_r}{C_r}} \quad (7)$$

where λ is the inductance ratio, Q the quality factor, f_n the normalized frequency, f_s the switching frequency, f_r the resonant frequency, L_r the resonant inductance, C_r the resonant capacitance, L_m the magnetizing inductance, and R_{ac} the equivalent resistance of load.

To make a compromise between the power density and the efficiency of the whole module, 210 kHz is chosen as the resonant frequency. It needs to be mentioned that it is tricky to determine the inductance ratio λ and quality factor Q in such 1 kV input, 6.6 kW output situation. Compromise needs to be made between efficiency and the gain. According to Eq. (7), large Q results large C_r and L_r , thus results small resonant current, which helps to reduce the conduction loss of MOSFET and the copper loss on primary side of magnets. However, with large Q (e.g. $Q=1.2$), when input voltage is 900 V, the DC gain of the converter cannot meet the output voltage requirement, as the red curve shown in Fig.2(a). It is the same when refers to the inductance ratio λ . Large λ (e.g. $\lambda=5.0$) results large L_m , thus results small primary current, at the sacrifice of maximum gain, as the red curve shown in Fig.2(b). In order to obtain enough DC gain, iterative process needs to be done until the DC gain fulfills the requirement of input voltage. For example, $\lambda=5$ is chosen, then Q is decided according to

$$Q = \frac{1}{\lambda M_{max}} \sqrt{\lambda + \frac{M_{max}^2}{M_{max}^2 - 1}} \quad (8)$$

where M_{max} is the maximum gain of the converter. Q is calculated as 0.596. With the DC gain curve, it is obvious that the DC gain cannot fulfill the requirement when the input voltage is 900 V. Then the process repeats, which means $\lambda=4$ is chosen, and Q is




Fig.2 Gain curve of LLC converter

calculated as 0.71, however the DC gain cannot fulfill the requirement when the input voltage is 900 V either. Finally, $Q=0.8$ and $\lambda=3.2$ are chosen, since such parameters compromise between regulation capability^[14] and the efficiency.

As analyzed before, resonant parameters are calculated as follows: the transform ratio N is chosen as 5:1; the magnetic inductance L_m is chosen as 230 μH , considering four matrix transformers are used, 57 μH for each; the resonant inductance L_r is chosen as 72 μH , considering leakage inductance of transformers is about 1.5 μH and split inductor is used, 33.5 μH for each resonant inductor; the resonant capacitance C_r is chosen as 8 nF, considering split resonant tank is used, 4 nF for each resonant tank. Since the input voltage varies from 900 V to 1 kV, switching frequency changes from 179 kHz to 210 kHz. In order to guarantee ZVS of MOSFET in primary side and ZCS of diode in second side, the converter will work at the resonant frequency when the input voltage is 1 kV.

1.2 Design of the split resonant inductor

As the resonant parameters set, resonant inductor can be designed through faradays law^[15] With a compromise made between the height and footprint.

PQ32/25 with DMR95 material by DEMEGC is chosen as the core of inductor, thus the effective area of core A_{eL_r} is 153.1 mm^2 . In order to avoid saturation of core, the maximum flux B_{mL_r} is chosen as 187.2 mT. The inductor turns can be calculated through faradays law

$$N_{L_r} = \frac{L_r}{2} \frac{i_{L_r, \max}}{2B_{mL_r} A_{eL_r}} \quad (9)$$

where N_{L_r} is the inductor turn number, and L_r is the resonant inductance. Since split resonant tank is used, each inductor is $L_r/2$. $i_{L_r, \max}$ is the peak value of resonant current and the specified value can be obtained through simulation. B_{mL_r} is the maximum flux and A_{eL_r} is the effective area of core.

2 Interleaved Winding Connecting Scheme

From the equations before, N_{L_r} is calculated as 12. However, when it comes to planar magnets, such turn number N_{L_r} will cause large footprint of PCB winding, considering about the clearance between winding connectors for 1 kV application.

For example, 4-layer PCB is used to realize the 12-turn inductor, and one PCB is used as two turns in series through one group of vias, that means regarding the top layer and the signal layer 1 in parallel as the 1st turn, the signal layer 2 and the bottom layer in parallel as the 2nd turn. In other words, six pieces of PCB in series are needed to connect through half holes on each PCB.

Followings are traditional winding connecting scheme and the proposed interleaved scheme to realize six pieces of PCB in series. As shown in Fig.3 (a), with traditional scheme, seven half holes in each PCB is necessary. Considering about the clearances for 1 kV between half holes, large footprint of the winding is needed. Since the volume of PCB winding equals the footprint multiplies height, large footprint of the winding makes the inductor bulky.

From Fig.3(a), the problem is that, half holes in red are totally wasted. As shown in Fig.3(b), if the connections go interleaved way, half holes in red can be fully used. In this way, only three or four




Fig.3 Comparison of winding connecting schemes

half holes in each PCB will be needed, thus the footprint of PCB winding will shrink, and the volume of the inductor will significantly decrease. It should be noted that, half holes in blue, are used for connecting.

Moreover, arbitrary number of PCB can be connected without adding half holes by continuing the interleaved connection. Since it changes the connecting scheme only, this method can be generalized to all of the magnets which have large number of turns.

3 Comparison of PCB Layout in Traditional Winding Connecting Scheme and Interleaved Scheme

In order to show the footprint reduction directly, comparison of the PCB layout in traditional winding connecting scheme and the proposed scheme is made, as shown in Fig.4. In order to ensure fair comparison, both schemes use 12 pieces of 4-layer PCB to realize 12 turns inductor, both layouts have the same 1.7 mm terminal clearance for 1 kV, both layouts are the same except for the terminal part (showed in red), both layouts have the 32 mm limitation of width due to the application and both layouts are designed with the same core size (PQ32/25).

Fig.4 (a) shows the PCB layout in traditional winding connecting scheme. Since the layout width is limited, it is impractical to use seven half holes to connect six pieces of PCB in series and regard one PCB as two turns. The better choice is using five half holes to connect four pieces of PCB in series and regarding one PCB as three turns. That means regarding the top layer as the 1st turn, two signal layers in parallel as the 2nd turn, and the bottom layer as the 3rd turn, so two groups of via in each PCB are needed.

Fig.4 (b) shows the PCB layout in the proposed winding connecting scheme. Since arbitrary number of PCBs is connected with only three or four half holes in each PCB, connecting six pieces of PCB in series and regarding one PCB as two turns, is practical. That means regarding the top layer and signal layer1 in parallel as the 1st turn, the signal layer 2 and the bottom layer in parallel as the 2nd turn, thus only one group of via in each PCB is needed.

From Fig. 4, length of the winding reduces from 35 mm to 29 mm, since the quantity of clearances for 1 kV reduces from four to one. The footprint of the PCB winding and the volume of the




Fig.4 Comparison of PCB footprint

whole inductor reduce 17.14%. In addition, the terminal length decreases 50% from 12 mm to 6 mm, which will cause almost 50% terminal resistance reduction.

4 Winding Arrangement of Proposed Inductor

With the interleaved connecting scheme, the winding arrangement is shown in Fig. 5. As mentioned before, one piece of 4-layer PCB is regarded as two turns in series. Since the window height is 14 mm, 12 pieces of 1 mm PCB is used. As discussed before, six pieces of PCB can be connected in series without adding footprint of PCB, so PCB1—PCB6 in series are used to realize 12 turns of inductor winding, and PCB7—PCB12 are in parallel with PCB1—PCB6.




Fig.5 Winding arrangement of the proposed inductor

5 Comparison of Parameters in Traditional Winding Connecting Scheme and Interleaved Scheme

As mentioned above, with the interleaved connecting scheme, the terminal length of PCB wire decreases 50% from 12 mm to 6 mm, which will cause almost 50% terminal resistance reduction. To show difference of parameter between traditional

winding connecting scheme and the interleaved scheme, finite element analysis (FEA) simulation is made by ANSYS, as shown in Fig.6.




Fig.6 FEA simulation models

Table 1 shows the results of FEA simulation. The proposed scheme decreases the AC resistance by 24.15%, without changing the inductance. It is worth mentioning that the reduction of AC resistance means the reduction of copper loss, which contributes to the efficiency of the converter.

Table 1 FEA simulation results

Scheme	AC resistance/mΩ	Inductance/μH
Traditional scheme	8.07	33.56
The interleaved scheme	6.12	33.42

6 Experimental Results

In order to verify the validity of the design method mentioned above, a 1 kV input, 48 V output, 6.6 kW, SiC LLC prototype with the proposed split resonant inductor is built. The topology is shown in Fig.1. And the parameters of the converter are shown in Table 2. The resonant tank is composed of four matrix transformers (each transformer has L_m of 59 μH), two resonant inductors (each has inductance of 33 μH) and 32 resonant capacitors

(each has capacitance of 1 nF), that is to say, since RMS of primary current is 9.3 A, to reduce the ESR of capacitors, 16 capacitors in one group are in parallel, and two groups of capacitors are in series. Main components used in the power stage are listed in Table 3.

Table 2 Key parameters of the prototype

Parameter	Value
Resonant frequency f_r / kHz	210
Transformer	$N=5:1$, $L_m=236 \mu\text{H}$
L_r / μH	67
C_r / nF	8
Input voltage/ V	900—1 000
Output voltage/ V	48
Total power/ kW	6.6

Table 3 Power stage components

Name	Part number
C_{in}	2220Y1K50154KXTWS2, 1.5 kV, 0.15 $\mu\text{F} \times 6$ (Knowles)
	B32024A3224M000, 1.5 kV, 0.22 $\mu\text{F} \times 3$ (TDK)
	PQ 32/25, DMR95 (DMEGC)
L_{r1}, L_{r2}	C1812C102JGGACTU, 2 kV, 1 nF $\times 16$ (KEMET)
C_o	KCM55WR72A226MH01L, 100 V, 22 $\mu\text{F} \times 30$ (Murata)
	GCM32DC72A475ME02L, 100 V, 4.7 $\mu\text{F} \times 16$ (Murata)
	PQI 35/23, DMR96 (DMEGC)
T_r	C3M0075120K 1.2 kV, 30 A (Cree)

Fig. 7 shows the photographs of the prototype. With the help of the interleaved winding connecting scheme, the dimensions of the prototype are 215 mm \times 215 mm \times 25 mm, thus the power density is 93.59 W/ in³. Fig. 8 shows the proposed split planar resonant inductor. Two same inductors are used to realize the split resonant tank and the symmetrical impedance. The core size is PQ32/25 and the material is DMR95 produced by DMEGC as mentioned above. From the front view in Fig. 8(a), it can be seen how these PCB windings connect with each other.

Fig. 9 shows the key waveforms of the prototype at 6.6 kW load under close-loop condition.




Fig. 7 Photo of prototype






Fig. 8 Photos of resonant inductor



(a) 900 V input and 6.6 kW load



(b) 1 kV input and 6.6 kW load


Fig. 9 Key waveforms

These waveforms show that the converter is able to work stably with the proposed inductor. The blue curve is the resonant current, and the red curve is


the input voltage of the resonant tank. When the input voltage rises from 900 V to 1 kV, the switching frequency rises from 189 kHz to 210 kHz. From Fig.9(a), current waveform when $f_s < f_i$ can be seen, and from Fig.9(b), current waveform at the resonant frequency can be seen, which are consistent with the design before.

Fig.10 shows the thermal images of the prototype. It is needed to be mentioned that fan 3258 J/2 HHP produced by EMBPAPST is used. The output power of this fan is 24.3 W, and the speed is 6 650 r/min. From the thermal images the hottest part of the prototype is the inductor winding, the temperature is 77.9 °C at 900 V input and 67.9 °C at 1 kV input. Since input power is almost fixed, when the input voltage is 900 V, current on primary side is larger compared with situation when the input voltage is 1 kV. Large current results in high temperature on the winding of the magnet components.

Fig.11 shows the waveforms under soft-start condition. These waveform shows that the converter is able to work stably with the proposed split planar inductor under soft-start condition. The blue curve is the resonant current, the red curve is the input voltage of the resonant tank, and the green



(a) 900 V input, 6.6 kW load



(b) 1 kV input, 6.6 kW load


Fig.11 Soft start waveforms

curve is the output voltage. The soft-start process comprises three stages: phase shift (to increase the equivalent duty cycle), deadtime regulation (to prevent the converter from short-circuit condition) and frequency regulation (let PI controller calculate the frequency needed to realize accurate DC gain). The soft-start process is controlled by DSP TMS320F28374SPZP (from Texas Instrument). Different slope rates can be seen in the green curve, which demonstrates different stages in the soft-start procedure.

Fig.12 shows the efficiency curve of the prototype under close-loop condition. The brown curve in Fig.12 shows the efficiency when the input voltage is 1 kV, and the blue curve shows the efficiency when the input voltage is 900 V. The peak efficiency on full range load is 95.73% when the input voltage is 1 kV and the load is 4.4 kW. Since the current of 900 V input is bigger than current of 1 kV in



(a) 900 V input, 6.6 kW load



(b) 1 kV input, 6.6 kW load

Fig.10 Thermal images




Fig.12 Efficiency curves under close-loop condition

put, higher efficiency is got when the input voltage is 1 kV.

7 Conclusions

This paper proposes a design method to design the split resonant inductors of a LLC converter, which is used in 1 kV input voltage, 48 V output voltage, 130 A output current situation. Based on such split resonant inductor, an interleaved winding connecting scheme is proposed to improve the power density. To verify the feasibility of the method and the winding connecting scheme, a 1 kV/ 48 V 6.6 kW, 210 kHz SiC LLC prototype with the split resonant inductor is built. Experimental results and measurements show that, with the proposed design method, the power density of the prototype is 93.59 W/in³ and the peak efficiency is 95.73%.

References

- [1] ZHANG S, WU X. Low common mode noise half bridge LLC DC-DC converter with asymmetric center tapped rectifier[J]. *IEEE Transactions on Power Electronics*, 2019, 34 (2): 1032-1037.
- [2] YU X, JIN K, LIU Z. Capacitor voltage control strategy for half-bridge three-level DC/DC converter[J]. *IEEE Transactions on Power Electronics*, 2014, 29 (4): 1557-1561.
- [3] CHEN G, LI H, SUN X, et al. Analysis and design of LLC converter based on SiC MOSFET[C]//*Proceedings of CIEA*. Wuhan, China: IEEE, 2018: 1443-1448.
- [4] LI H, ZHANG Z, WANG S, et al. A 300 kHz 6.6 kW SiC bidirectional LLC onboard charger[J]. *IEEE Transactions on Industrial Electronics*, 2020, 67(2): 1557-1561.
- [5] LI H, BAI L, ZHANG Z, et al. A 6.6kW SiC bidirectional on-board charger[C]//*Proceedings of APEC*. San Antonio, USA: IEEE, 2018: 1171-1178.
- [6] REN X, XU Z, ZHANG Z, et al. A 1 kV input SiC LLC converter with split resonant tanks and matrix transformers[J]. *IEEE Transactions on Power Electronics*, 2019, 34 (11): 10446-10457.
- [7] XU Z, ZHANG Z, LI H, et al. 1 kV 300 kHz SiC LLC converters with matrix transformers[C]//*Proceedings of APEC*. Anaheim, USA: IEEE, 2019: 2337-2343.
- [8] REN X, XU Z, XU K, et al. Stack-capacitor SiC converters for pulse applications[J]. *IEEE Transactions on Power Electronics*, 2019, 34 (5): 4450-4464.
- [9] OUYANG Z, ANDERSEN M A E. Overview of planar magnetic technology—Fundamental properties[J]. *IEEE Transactions on Power Electronics*, 2014, 29 (9): 4888-4900.
- [10] LI M, OUYANG Z, ZHAO B, et al. Analysis and modeling of integrated magnetics for LLC resonant converters[C]//*Proceedings of CIES*. Beijing, China: IEEE, 2017: 834-839.
- [11] HUANG D, JI S, LEE F C. Matrix transformer for LLC resonant converters[C]//*Proceedings of APEC*. Long Beach, USA: IEEE, 2013: 2078-2083.
- [12] CHAO F, LEE F C, LI Q. High-efficiency high-power-density LLC converter with an integrated planar matrix transformer for high-output current applications[J]. *IEEE Transactions on Industrial Electronics*, 2017, 64 (11): 9072-9082.
- [13] LEE F C, LI Q, LIU Z, et al. Application of GaN devices for 1 kW server power supply with integrated magnetics[J]. *IEEE Transactions on Power Electronics*, 2016, 1 (1): 3-12.
- [14] AHMED M H, NABIH A, LEE F C, et al. High-efficiency, high-density isolated/regulated 48V bus converter with a novel planar magnetic structure[C]//*Proceedings of APEC*. Anaheim, USA: IEEE, 2019: 468-475.
- [15] AMMOURI A, SALAH T B, KOURDA F. Design and modeling of planar magnetic inductors for power converters applications[C]//*Proceedings of ICMIC*. Sousse, Tunisia: IEEE, 2015: 18-20.

Acknowledgements This work was supported by the National Key Research and Development Program of China (2018YFB0904101), and Science and Technology Project of State Grid (SG SGHB0000KXJS1800685).

Authors Mr. TANG Jiacheng is currently working toward the M.S. degree at the Aero-Power Sci-Tech Center, NUAA. His research interests include high frequency SiC applications and magnetic components for power electronic circuits.

Mr. YAO Kaiqi is working toward the M.S. degree at the Aero-Power Sci-Tech Center, NUAA. His current research interests include high frequency SiC power converters, high voltage resonant converters and SiC gate drivers.

Mr. ZHU Wenming is currently working toward the M.S. degree at the Aero-Power Sci-Tech Center, NUAA. His research interests include high voltage LLC converter and SiC applications for power electronic circuits.

Mr. GAO Zhesi is currently working toward the M.S. de-

gree at the Aero-Power Sci-Tech Center, NUAA. His research interests include high frequency SiC drivers and applications.

Mr. **XU Zhiwei** received the B.S. degree in Electrical Engineering from NUAA, Nanjing, China, in 2016. He is currently working toward the M.S. degree at the Aero-Power Sci-Tech Center, NUAA. His research interests include high frequency SiC applications and digital control techniques for power electronic circuits.

Prof. **ZHANG Zhiliang** received the B.Sc. and M.Sc. degrees from NUAA, P. R. China, in 2002 and 2005, and Ph.D. degree from Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada, in 2009. From June to September 2007, he was a Design Engineering Intern from with Burlington Design Center, Linear Technology Corporation. He is currently a Professor with the Aero-Power Sci-Tech Center, NUAA. He was a Secretary of PELS TC on Power and Control Core Technologies from 2013 to 2016. He authored or coauthored 40 papers in IEEE Transactions On Power Electronics, and more than 70 papers in IEEE conferences. He holds 12 China patents and one U.S. patent. He coauthored the book *High Frequency MOSFET Gate Drivers: Technologies and Applications* (IET, 2017). His research interests include high-frequency power conversion with wide bandgap devices. Dr. Zhang was a Winner of "United Technologies Corporation Rong Hong Endowment" in 1999. He was the recipient of National Excellent Youth Fund from National Natural Science Foundation of China in 2017. He serves as an Associate Editor of IEEE Journal of Emerging and Selected Topics of Power Electronics (IEEE JESTPE) from July, 2018. He was a Guest Associate Editor for special issue of JESTPE: Resonant and Soft-Switching Techniques with Wide Bandgap Devices in 2018; *Power Integration with WBG Devices and Components*, 2019 respectively.

Prof. **REN Xiaoyong** received the B.S., M.S. and Ph.D. degrees in Electrical Engineering from NUAA, Nanjing, P. R.

China, in 2002, 2005 and 2008, respectively. From 2009 to 2011, he was a Postdoctoral Researcher at the Center for Power Electronics Systems, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA. He is currently with the Department of Electrical Engineering, NUAA. He has authored and coauthored more than ten technical papers published in international journals and conference proceedings. His current research interests include dc-dc conversion, converter control techniques, GaN device application and renewable power systems.

Prof. **CHEN Qianhong** received the B.S. and Ph.D. degrees in electrical engineering from Nanjing University of Aeronautics and Astronautics (NUAA), Nanjing, China, in 1995, 1998 and 2001, respectively. She is currently a Professor with the Aero-Power Sci-Tech Center. From April 2007 to January 2008, she was a Research Associate in the Department of Electronic and Information Engineering, Hong Kong Polytechnic University, Hong Kong, China. Her research interests include application of integrated-magnetics, wireless power transfer. Dr. Chen is the director of the NUAA-ZTE Joint Laboratory of the communication wireless power transmission technology and one of the main sponsors of the high-power wireless transmission industry alliance in China.

Author contributions Mr. **TANG Jiacheng** contributed to comply the models, conduct the analysis, and write the manuscript. Mr. **YAO Kaiqi** contributed to design hardware platform. Mr. **ZHU Wenming** contributed to write the program of DSP. Mr. **GAO Zhesi** contributed to comply the model. Mr. **XU Zhiwei** contributed to guide of the model analysis. Prof. **ZHANG Zhiliang** contributed to guide of the circuit design. Prof. **REN Xiaoyong** contributed to guide of the circuit control. Prof. **CHEN Qianhong** contributed to guide of the magnets design. All authors commented on the manuscript draft and approved the submission.

Competing interests The authors declare no competing interests.

(Production Editor: Sun Jing)