# Analysis of Drain Modulation for High Voltage GaN Power Amplifier Considering Parasitics

CHEN Xiaoqing, CHENG Aiqiang, ZHU Xinyi\*, GU Liming, TANG Shijun

Microwave Power Devices Department, Nanjing Electronic Devices Institute, Nanjing 210016, P. R. China

(Received 1 February 2022; revised 13 May 2022; accepted 15 August 2022)

**Abstract:** For high-voltage and high-power Gallium Nitride (GaN) power amplifiers, a drain modulation circuit with rapid rise and fall time is proposed in this paper. To decrease the rise and fall time, the high-side bootstrap drive circuit with an auxiliary discharge switch is proposed. The effect of the parasitics is analyzed based on calculation and the parallel bonding is proposed. The storage capacitance of power supply is calculated quantitatively to provide large pulse current. To ensure safe operation of the power amplifier, the circuit topology with the dead-time control and sequential control is proposed. Finally, a prototype is built to verify the drain modulation circuit design. The experiments prove that the rise time and fall time of the output pulse signal are both less than 100 ns.

**Key words**: drain modulation; GaN; high voltage; power amplifier; parasitic inductance; N-MOS driver **CLC number**: TN722.75 **Document code**: A **Article ID**:1005-1120(2022)05-0521-09

## **0** Introduction

Pulsed solid-state amplifiers is replacing tubes in the fields of radar and wireless communications in recent years<sup>[1-2]</sup>. To further meet the growing demand for high power, high efficiency and wide bandwidth, Gallium Nitride high-electron mobility transistors (GaN HEMTs) as a typical example of the third-generation semiconductor devices has been applied<sup>[3-4]</sup>. Compared with the gate modulation, the drain modulation improves the heat dissipation of the power amplifier and is immune to slight fluctuations, which is widely applied<sup>[5-6]</sup>.

However, the conventional drain modulation is 28 V and less than 30 A, whose rise/fall time is more than 200 ns<sup>[7]</sup>. For 80 V kW-level GaN pulsed power amplifier, the volume of the conventional P-type metal oxide semiconductor field effect transistor (P-MOS) drain modulation scheme is too large<sup>[8:9]</sup>. Besides, due to the narrow pulse width, the rise and fall time of less than 100 ns is essential, which can hardly satisfied with the traditional topology. Therefore, it is necessary to develop a reliable modulation circuit for high-voltage and large-current GaN power amplifiers.

# 1 Proposed Drain Modulation Circuit

Table 1 shows the specifications of the designed modulation circuit for the GaN power amplifier. The operating voltage is 80 V, the peak current is up to 160 A, and the rise and fall time should be less than 100 ns.

Table 1	Specifications of drain modulation circuit
---------	--

Parameter	Value
Voltage $V_{ m in}/$ V	80
Input peak current $I_{ m p}/$ A	160
Rise time $t_r$ / ns	100
Fall time $t_{\rm f}$ ns	100

For traditional drain modulation circuit, the voltage is low and thus P-MOS is used<sup>[10-11]</sup>. Compared with P-MOS, the drive circuit of N-type met-

<sup>\*</sup>Corresponding author, E-mail address: zhuxinyi@nuaa.edu.cn.

**How to cite this article**: CHEN Xiaoqing, CHENG Aiqiang, ZHU Xinyi, et al. Analysis of drain modulation for high voltage GaN power amplifier considering parasitics[J]. Transactions of Nanjing University of Aeronautics and Astronautics, 2022, 39 (5):521-529.

al oxide semiconductor field effect transistor (N-MOS) is much more difficult<sup>[12-13]</sup>. Besides, the demanding rise/fall time and large peak current add to the difficulty of design.

As shown in Fig.1, a drain modulation circuit for high-voltage GaN power amplifiers is proposed. The circuit is composed of the power supply block, main switch block, discharge circuit block, control block and driver block.



Fig.1 The proposed drain modulation circuit

To meet the rise and fall time demand of the output voltage  $V_{\rm DD}$ , the proper driver chip and main switch  $Q_{\text{main}}$  for high voltage application are chosen based on theoretical calculation. To further decrease the fall time, an auxiliary switch  $Q_{\text{aux}}$  and auxiliary resistor  $R_{\text{aux}}$  are added to the drain modulation circuit as the discharge circuit. The influence of the parasitic inductance  $L_{\text{leak}}$  and stabilizing capacitor  $C_{\text{e}}$  are analyzed, and the parallel bonding is proposed to reduce the parasitic influence, which can optimize the rise and fall time. Besides, to minimize the voltage overshoot caused by the parasitics, the storage capacitance  $C_s$  is designed. As to the control law, the time sequential control and dead-time control are designed with discrete devices to ensure proper operation of the power amplifier.

## **2** Design of Drive Circuit

The turn-on and turn-off procedure is shown in Fig.2. During the turn-on process, the gate drive current  $I_{\rm g,on}$  charges the capacitance  $C_{\rm gs}$  and  $C_{\rm gd}$ . During the turn-off process, the gate drive current  $I_{\rm g,off}$  discharges the capacitance  $C_{\rm gs}$  and  $C_{\rm gd}$ . To achieve faster rising and falling edge, increasing driving cur-



Fig.2 Turn-on and turn-off procedure

rent is the first priority.

The approximate switching time can be calculated as

$$t_{\rm switch} = \frac{Q_{\rm gs} + Q_{\rm gd}}{I_{\rm g}} \tag{1}$$

where  $Q_{gs}$  is the gate to source charge,  $Q_{gd}$  the gate to drain charge, and  $I_g$  the gate drive current.

It can be seen that the switching time depends on the intrinsic characteristics of the main switch and the gate drive current. To decrease the switching time, the gate charge of the chosen main switch should be small and the gate drive current should be as large as possible.

Even a large-current driver is chosen, the fall time can still be large due to the charging process of  $C_{ds}$ . To further decrease the fall time, an auxiliary branch with a switch and resistor is proposed as the discharge circuit to provide a low-impedance discharge loop. Fig.3 compares the fall time between the conventional topology and the proposed topology. It can be seen that the fall time is decreased dramatically from 62 ns to 6 ns with the proposed topology when the load is 50  $\Omega$ .

In addition, a bootstrap structure is adopted for high voltage N-MOS driving circuit. When the main switch is turned off, the boot capacitor is charged to the supply voltage  $V_{cc}$  through the bootstrap charge loop shown in Fig.4. When the main switch  $Q_{main}$  is turned on, the boot capacitor  $C_{b}$  provides the levelshifted voltage. The bootstrap diode  $D_{b}$  should be fast recovery, especially when the switching frequency is high.



Fig.3 Comparison of fall time between different topologies



Fig.4 Boot-strap drive circuit for the main switch

To provide enough charge during the high-side drive cycle, the bootstrap capacitance  $C_{\rm B}$  should satisfy the following equation

$$C_{\rm B} \ge \frac{Q_{\rm g} + t_{\rm max} \cdot I_{\rm B}}{\Delta V_{\rm CB}} \tag{2}$$

where  $Q_{\rm g}$  is the total gate charge for  $Q_{\rm main}$ ,  $t_{\rm max}$  the maximum time when  $Q_{\rm aux}$  is off, and  $\Delta V_{\rm CB}$  the allowable ripple.

The bootstrap resistor  $R_{\rm B}$  is to limit inrush current at startup, and the resistance is

$$R_{\rm B} \ge \frac{t_{\rm min}}{3C_{\rm B}} \tag{3}$$

where  $t_{\min}$  is the minimum time when  $Q_{\max}$  is on.

The peak current of the diode  $I_{\rm pk}$  should be

$$I_{\rm pk} \ge \frac{V_{\rm DD} - V_{\rm F}}{R_{\rm B}} \tag{4}$$

where  $V_{\rm DD}$  is the supply voltage, and  $V_{\rm F}$  the diode forward voltage drop.

## **3** Analysis Considering Parasitics

The parasitics induced by printed circuit board (PCB) layout and bonding are unavoidable. As a re-

sult, the output voltage drop and even oscillation are caused. To ensure the rise and fall time of the drain modulation circuit, the effect of the parasitics is analyzed and the parallel bonding is proposed to minimize the parasitic inductance. The storage capacitance of the power supply is designed to decrease the output voltage drop.

## 3.1 Parasitic inductance analysis

Typically, the radio-frequency (RF) circuit and the drain modulation circuit are bonded by the terminals, which induces the parasitics. Therefore, the rising and falling edge are affected seriously. To optimize the output characteristics of the proposed drain modulation circuit, the influence of parasitics analyzed and simulated.

The equivalent circuit of the proposed circuit is shown in Fig. 5. where  $C_{oss}$  is the parasitic capacitance of  $Q_{main}$  and  $R_{o}$  is the load.



Fig.5 Equivalent circuit

The output voltage  $V_{\rm DD}$  can be analyzed and calculated as follows. Apply Kirchhoff's voltage law (KVL) and Kirchhoff's current law (KCL) to the equivalent circuit

$$L\frac{\mathrm{d}i_{\mathrm{L}}(t)}{\mathrm{d}t} + R_{\mathrm{o}} \cdot i_{\mathrm{L}}(t) = u_{C_{\mathrm{e}}}(t)$$
(5)

$$i_{\rm L}(t) + C_{\rm e} \frac{\mathrm{d}u_{C_{\rm e}}(t)}{\mathrm{d}t} = C_{\rm oss} \frac{\mathrm{d}u_{C_{\rm oss}}(t)}{\mathrm{d}t} \tag{6}$$

where  $i_{\rm L}(t)$  is the parasitic inductance current,  $u_{C_{\rm e}}(t)$ the voltage of  $C_{\rm e}$ , and  $u_{C_{\rm esc}}(t)$  the voltage of  $C_{\rm oss}$ .

Combine above the equations and differentiate both sides of the equation

$$Li_{\rm L}''(t) + R_{\rm o} \cdot i_{\rm L}'(t) + \frac{1}{C_{\rm oss} + C_{\rm e}} i_{\rm L}(t) = 0 \quad (7)$$

where  $i''_{\rm L}(t)$  is the double-differentiation of  $i_{\rm L}(t)$ , and  $i'_{\rm L}(t)$  the differentiation of  $i_{\rm L}(t)$ .

Taking the Laplace transform of Eq.(7), we have

$$s^{2}LI_{L}(s) - \frac{sLV_{in}}{R_{o}} + sR_{o}I_{L}(s) - V_{in} + \frac{I_{L}(s)}{C_{oss} + C_{e}} = 0$$

$$(8)$$

 $I_{\rm L}(s)$  can be solved as

$$I_{\rm L}(s) = \frac{sLV_{\rm in}/R_{\rm o} + V_{\rm in}}{s^2L + sR_{\rm o} + 1/C_{\rm oss} + C_{\rm e}}$$
(9)

Take the inverse Laplace transform, and  $i_{\rm L}({\rm t})$  is

 $i_L(t) =$ 

$$\frac{R_{\circ}V_{in}e^{-\frac{R_{\circ}t}{2L}}\sinh(mt) + 2mLV_{in}e^{-\frac{R_{\circ}t}{2L}}\cosh(mt)}{2mLR_{\circ}}$$
(10)

where the expression of constant m is

$$m = \sqrt{\frac{C_{\rm e}R_{\rm o}^2 - 4L + C_{\rm oss}R_{\rm o}^2}{4C_{\rm e}L^2 + 4C_{\rm oss}L^2}}$$
(11)

So the output voltage  $V_{DD}(t)$  is  $V_{DD}(t) =$ 

$$\frac{R_{\circ}V_{in}e^{-\frac{R_{\circ}t}{2L}}\sinh(mt) + 2mLV_{in}e^{-\frac{R_{\circ}t}{2L}}\cosh(mt)}{2mL}$$
(12)

With Eq.(12), the relationship between the output voltage  $V_{\rm DD}$  and the parasitic components of the drain modulation circuit can be known. The rise and fall time and the output oscillation are affected by the parasitics.

Comparing the output voltage waveforms with different parasitics by simulation, the schematic diagram is shown in Fig. 6. The power supply voltage of the simulated circuit is 80 V, the storage capacitance is 200  $\mu$ F and the load is 1.5  $\Omega$ . The stabilizing capacitor is equivalent to  $C_{\rm e}$ . Small  $C_{\rm e}$  may cause oscillation and instability of the power amplifier. The parasitic inductor is equivalent to  $L_{\rm leak}$ .



Fig.6 Schematic diagram of simulation

Setting  $C_{\rm e}$  as 100 pF, and the simulation results are compared with the parasitic inductance of 0.5, 2, 3.5 and 5 nH. The simulated waveforms are shown in Fig.7.



Fig.7 Simulated output voltage with different  $L_{leak}$ 

When the parasitic inductance is small, such as 0.5 nH, the output voltage is perfect and there is no oscillation. As the parasitic inductance increases, the output voltage tends to oscillate when the input signal of the drain modulation circuit is at low level. The oscillation can lead to the disruption of the power amplifier output, and thus should be minimized.

So, the bonding procedure should be controlled to minimize the parasitic inductance, such as parallel bonding wires. The output characteristics can be studied according to Eq.(12) to determine the range of parasitics during design stage.

The value of capacitance  $C_e$  for stability should be chosen carefully as well. When  $C_e$  is too small, the power amplifier would be unstable, as shown in Fig.8(a). But when  $C_e$  is too large, the falling edge would be too slow and the drain modulation circuit still operates without the input signal, as shown in Fig.8(b).



## 3.2 Storage capacitor design

Due to the limited DC voltage source and parasitic inductive effect, the output voltage drops when the drain current changes dramatically. To keep the output voltage, the direct current power source should be designed according to the peak current. However, the volume is seriously increased and unnecessary power loss is produced under this condition. Another method is to design the storage capacitor  $C_{\rm s}$  properly to provide the instantaneous large current.

The storage capacitor is charged to  $V_{\rm in}$  by the DC voltage source when the power amplifier does not operate. Since the needed current during the pulse is provided by the storage capacitor, the voltage of the power amplifier  $V_{\rm DD}$  is

$$V(t) = V_{\rm in} - \frac{1}{C_{\rm s}} \int i(t) \,\mathrm{d}t \qquad (13)$$

Express the voltage drop ratio  $\sigma$  as

$$\sigma = \frac{\Delta V}{V_{\rm in}} = \frac{1}{C_{\rm s} V_{\rm in}} \int i(t) \,\mathrm{d}t \tag{14}$$

Assuming that the drain current is constant during the pulse, then the designed storage capacitance can be calculated according to the following equation.

$$C_{\rm s} = \frac{I_{\rm p} \cdot T}{V_{\rm in} \cdot \sigma} \tag{15}$$

where  $I_{\rm p}$  is the peak current and T the pulse width.

As to the implementation of the storage capacitor, the tantalum capacitors or electrolytic capacitors with high value are selected. However, their withstand voltage is low. To meet the requirements of 100 V high voltage, two capacitors are connected in series. Moreover, the parasitic inductance and resistance of these polarity capacitors ( $C_2-C_5$ ) are usually large, which can cause the increase of rise time of the output modulation signal. To solve the problem, a ceramic capacitor with the small parasitics  $C_1$  is connected to the polarity capacitors in parallel, as shown in Fig.9.



Fig.9 Implementation of storage capacitor

## 4 **Proposed Control Circuit**

Without proper control circuit, the whole system would break. Since GaN power amplifier can burn up without negative gate voltage, additional sequential circuit is critical for operation. Besides, to prevent shoot-through of the main switch and the auxiliary switch, a dead-time control is implemented. The control block diagram is shown in Fig.10.



#### 4.1 Sequential circuit design

There are strict sequence restrictions when the GaN power amplifier is powered on. When the gate voltage of the depletion GaN HEMT is zero, the drain current is very large, which can lead to the failure of GaN device. So, the drain voltage should be applied only when the gate voltage of the GaN HEMT is negative. And the power-off sequence is the opposite. Therefore, it is necessary to design a sequential control circuit for protection, as shown in Fig.11. With the proposed sequential control circuit, there would be no drain voltage without negative gate voltage of GaN.

The principle of the sequential control circuit is



Fig.11 Sequential control circuit

as follows. When the gate voltage of the GaN power amplifier  $V_{\text{EE}}$  is negative, the voltage  $V_{\text{F}}$  is also negative. When the base to emitter voltage  $V_{\text{be}}$  of the triode is greater than the threshold voltage,  $Q_1$  is turned on. The voltage  $V_1$  is

$$V_{\rm I} = V_{\rm G} + V_{\rm D1} + V_{\rm Q1} + V_{\rm R13} \approx V_{\rm G}$$
 (16)

So the gate to source voltage of  $Q_2$  is negative, and  $Q_2$  is turned off. Under this condition, the output voltage is  $V_{\text{TTL}}$  and the proposed drain modulation circuit works, as shown in Fig.12(a). Similarly, as shown in Fig.12(b), when the gate voltage of the GaN power amplifier is zero,  $Q_1$  is off and  $Q_2$ is on. Therefore, the output voltage is 0, and the modulation circuit would not work.



Fig.12 Operation modes of the proposed sequential circuit

Based on above analysis, the designed sequential control circuit ensures the proper sequence of the GaN power amplifier.

#### 4.2 Dead-time control design

To prevent failure caused by the shootthrough, a dead-time control is applied to the main switch  $Q_{\text{main}}$  and the discharge switch  $Q_{\text{aux}}$ . The deadtime control circuit is shown in Fig.13, which consists of two voltage dividers, two RC delay circuits, a non-inverting hysteresis comparator and an inverting hysteresis comparator.

Assuming that two threshold voltages of the hysteresis comparators are  $V_{\rm L}$  and  $V_{\rm H}$ . When the



Fig.13 Dead-time control circuit

output voltage of the hysteresis comparator jumps to high level, the input threshold voltage is

$$V_{\rm TH1} = V_{\rm L} (R_5 + R_6) / R_6 \tag{17}$$

Similarly, when the output voltage jumps from high level to low level, the input threshold voltage is

$$V_{\rm TH2} = V_{\rm H} (R_5 + R_6) / R_6$$
 (18)

For the inverting hysteresis comparator, the input threshold voltages can be derived in the same way. As shown in Fig.14, the dead-time control is realized by the voltage difference between  $V_{\rm TH2}$  and  $V_{\rm TH4}$ , and  $V_{\rm TH1}$  and  $V_{\rm TH3}$ .



Fig.14 Waveforms of the dead-time control

To adjust the dead-time, the capacitance  $C_6$ and  $C_7$  is changed. And the dead time can be calculated as

$$t_{d1} = R_7 C_7 \ln \left( 1 - V_{\rm H} \frac{R_7 + R_8}{V_{\rm TTL} R_8} \right) - R_5 C_6 \ln \left( 1 - V_{\rm H} \frac{R_5 + R_6}{V_{\rm TTL} R_6} \right)$$
(19)  
$$t_{d2} = R_7 C_7 \ln \left( V_{\rm L} \frac{R_7 + R_8}{V_{\rm TTL} R_8} \right) - R_5 C_6 \ln \left( V_{\rm L} \frac{R_5 + R_6}{V_{\rm TTL} R_6} \right)$$

# 5 Efficiency of the Proposed Topology

## 5.1 Power amplifier

Power amplifiers are classified into linear pow-

(20)

er amplifiers such as Class A, Class B and Class C, and nonlinear power amplifiers such as Class D, Class E and Class F<sup>[14-15]</sup>. The nonlinear power amplifiers have significantly higher efficiency than the classical linear power amplifiers<sup>[16-17]</sup>.

An overview of the ideal performance of different types of power amplifiers is shown in Table 2, where  $\delta$  is the waveform factor,  $\eta$  the efficiency and  $P_{\text{max}}$  the power output capability. Considering the overall efficiency, the nonlinear amplifier classes are preferred.

 Table 2
 Performance of common amplifiers<sup>[18]</sup>

Class	δ	η	$P_{\rm max}$
А	2	0.5	0.125
В	2	0.78	0.125
Е	3.54	1	0.098
F	2	1	0.159

### 5.2 Power supply

The loss of the drain modulation circuit is mainly decided by the main switch, which includes the driving loss, the switching loss and the conduction loss<sup>[19]</sup>. The loss is calculated by the following equations

$$P_{\rm g} = V_{\rm g} \cdot Q_{\rm g} \cdot f_{\rm s} \tag{21}$$

$$P_{\text{switch}} = \frac{V_{\text{ds}} \cdot I_{\text{Q}}}{2} \cdot \frac{Q_{\text{gs}} + Q_{\text{gd}}}{I_{\text{g}}} \cdot f_{\text{s}}$$
(22)

$$P_{\rm on} = R_{\rm dson} \bullet I_Q^2 \tag{23}$$

where  $P_{\rm g}$  is the driving loss,  $V_{\rm g}$  the driving voltage,  $f_{\rm s}$  the switching frequency,  $P_{\rm switch}$  the switching loss,  $P_{\rm on}$  the conduction loss,  $R_{\rm dson}$  the on-resistance of the switch and  $I_{\rm Q}$  the switch current.

The total loss of the drain modulation circuit is

$$P_{\rm loss} = P_{\rm g} + P_{\rm switch} + P_{\rm on} \tag{24}$$

The individual loss obtained from Eqs.(21–23) is shown in Fig.15. It is noted that the maximum loss is the conduction loss, and thus the increased voltage of 80 V can dramatically decrease the overall loss. The conduction loss of 80 V is only 14% of the conduction loss of 30 V. So, the increased input voltage is significant for miniaturization.



Fig.15 Calculated  $loss(V_{in}=80 \text{ V}, f_s=10 \text{ kHz})$ 

## 6 Experimental Results

In order to verify the proposed drain modulation circuit, a prototype is built, as shown in Fig.16. The tantalum capacitors and the ceramic capacitors are connected in parallel to serve as the storage capacitor. The main switch is the 100 V N-MOS from Infineon.

The results of the output signal are shown in Fig.17. It can be seen that the rise time and fall time of the output pulse signal are both less than 100 ns,



Fig.16 Prototype of the proposed drain modulation circuit



527

which satisfies the requirements.

The comparison of different modulation schemes is shown in Table 3. Compared with the gate modulation, the reliability of the proposed drain modulation circuit is high, the rise and fall time are small, and the power amplifier loss in standby is small.

Table 3	Comparison of	of different modulation schemes
a. •	6 1 1	D' /

Categories of modulation	Dolighility	Rise/	Static loss
strategy	Reliability	fall time	
Gate modulation	Low	Small	Large
Drain modulation	High	Large	Small
The proposed method	High	Small	Small

# 7 Conclusions

A drain modulation circuit with rapid rise and fall time for 80 V kW level GaN power amplifier is proposed. The drive circuit including a bootstrap structure is adopted for high voltage N-MOS. To further decrease falling edge, an auxiliary switch is added as the discharge circuit. The effect of the parasitic inductance on the rise and fall time is analyzed and the parallel bonding is proposed to minimize the parasitics. The capacitors are selected according to the derived equations to decrease voltage drop and oscillation. As to the control law, a sequential control circuit with discrete components is designed to ensure proper sequence of gate voltage and drain voltage for the power amplifier, and a dead-time control circuit composed of hysteresis comparator is added to prevent shoot-through. Finally, an 80 V prototype is built. The rise time is 55 ns and the fall time is 72 ns, which can satisfy the requirement of less than 100 ns.

### References

- KIM K, LEE Y, JOO J, et al. 2.7—3.1 GHz, 1.5 kW pulsed solid-state power amplifier with automatic gain equalization circuit for radar application[C]// Proceedings of the 2007 IEEE Radar Conference. Waltham, MA, USA: IEEE, 2007.
- [2] DHAR J, ARORA R, GARG S, et al. Performance enhancement of pulsed solid state power amplifier using drain modulation over gate modulation [C]//Pro-

ceedings of the 2009 International Symposium on Signals, Circuits and Systems. Iasi, Romania: IEEE, 2009.

- [3] LEE T. Design of high power, wideband microwave frequency class F power amplifiers using AlGaN/GaN HEMTs[D]. Davis: University of California, 2017.
- [4] SINGH S. Semiconductor device fabrication technology GaN HEMT for RF power amplifier-current capabilities and future perspective[J]. Materials Today: Proceedings, 2020, 37(6): 3639-3642.
- [5] GARDENDHI R, HOULNE R. Power supply considerations for pulsed solid-state radar [C]//Proceedings of the Nineteenth IEEE Symposium on Power Modulators. San Diego, CA, USA: IEEE, 1990.
- [6] KANTO K, SATOMI A, ASAHI Y, et al. An Xband 250 W solid-state power amplifier using GaN power HEMTs[C]//Proceedings of the 2008 IEEE Radio and Wireless Symposium. Orlando, FL, USA: IEEE, 2008.
- [7] RODENBECK C T, BRYANT D, EYE R, et al. Design of robust on-chip drain modulators for monolithic pulsed power amplifiers[J]. IEEE Microwave and Wireless Components Letters, 2013, 23(5): 267-269.
- [8] KANG H S, LEE I J, BAE K T, et al. 300 W GaN power amplifier for LTE applications[C]//Proceedings of the 2017 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT). Seoul, Korea (South); IEEE, 2017.
- [9] ALSHAHED M, HEUKEN L, ALOMARI M, et al. Low-dispersion, high-voltage, low-leakage GaN HEMTs on native GaN substrates[J]. IEEE Transactions on Electron Devices, 2018, 65(7): 2939-2947.
- [10] HARINATH M, GARG S, AICH S, et al. 300 W X-band solid state power amplifier using discrete GaN HEMT devices with waveguide interface[C]//Proceedings of the 2021 IEEE MTT-S International Microwave Symposium (IMS). Atlanta, GA, USA: IEEE, 2021.
- [11] FANG W, HUANG W, HUANG W, et al. A simple and universal measurement method for the efficiency of pulsed RF power amplifiers[J]. IEEE Access, 2020, 8: 59200-59210.
- [12] ZHANG Z, YAO K, KE G, et al. SiC MOSFETs gate driver with minimum propagation delay time and auxiliary power supply with wide input voltage range for high-temperature applications[J]. IEEE Journal of Emerging and Selected Topics in Power Electronics,

529

2020, 8(1): 417-428.

- [13] TANG J, YAO K, ZHU W, et al. Interleaved-connected split planar resonant inductor design in 1 kV SiC LLC converters[J]. Transactions of Nanjing University of Aeronautics and Astronautics, 2019, 36 (5): 715-723.
- [14] CRIPPS S. RF power amplifiers for wireless communications[M]. Norwood, MA, USA: Artech House, 2006.
- [15] THIAN M, FUSCO V F. Analysis and design of class-E<sub>3</sub>F and transmission-line class-E<sub>3</sub>F<sub>2</sub> power amplifiers[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2011,58(5): 902-912.
- [16] RAAB F. Class-E, Class-C, and Class-F power amplifiers based upon a finite number of harmonics[J].
   IEEE Transactions on Microwave Theory and Techniques, 2001, 49(8): 1462-1468.
- [17] RAAB F. Maximum efficiency and output of class-F power amplifiers[J]. IEEE Transactions on Microwave Theory and Techniques, 2001, 49(6): 1162-1166.
- [18] BENT G, HEK P, GEURTS S, et al. A 10 Watt Sband MMIC power amplifier with integrated 100 MHz switch-mode power supply and control circuitry for active electronically scanned arrays[J]. IEEE Journal of Solid-State Circuits, 2013, 48(10): 2285-2295.
- [19] BROUZES H, GEURTS S, BESSELINK M, et al. Integrated S-band transmitter with on-chip DC-DC

converter and control loop[C]//Proceedings of the 2012 IEEE Radio Frequency Integrated Circuits Symposium. Montreal, QC, Canada: IEEE, 2012.

Acknowledgements This work was supported by the Primary Research & Development Plan of Jiangsu Province (Nos.BE2022070, BE2022070-2).

**Authors** Mr. CHEN Xiaoqing received the M.S. degree in microwave technology from Southeast University, Jiangsu, China, in 2006. He is currently a senior engineer in Nanjing Electronic Devices Institute. His research is focused on high power GaN devices and modules.

Ms. ZHU Xinyi received the M.S. degree in electrical engineering from Nanjing University of Aeronautics and Astronautics in 2022. She currently works in Nanjing Electronic Devices Institute. Her research interest includes power supply for solid-state power amplifiers and power converters with wide bandgap devices.

Author contributions Mr. CHEN Xiaoqing designed the research and contributed to the discussion and revision of the manuscript. Dr. CHENG Aiqiang provided the model and data for analysis. Ms. ZHU Xinyi conducted the simulation and wrote the manuscript. Dr. GU Liming contributed to the background of the study. Mr. TANG Shijun contributed to the background of the study. All authors commented on the manuscript draft and approved the submission.

**Competing interests** The authors declare no competing interests.

(Production Editor: SUN Jing)

# 考虑寄生参数的高压GaN功率放大器漏极调制电路分析

陈晓青,成爱强,朱昕昳,顾黎明,唐世军

(南京电子器件研究所微波功率器件事业部,南京210016,中国)

摘要:提出了一种适用于高压高功率GaN功率放大器的漏极调制电路。采用高压自举驱动电路并增加泄放开关 管的方式以减小上升时间和下降时间。基于对寄生参数影响的分析及计算,提出了并联加电线的措施。此外, 定量计算了提供脉冲大电流所需的储能电容容值。为了确保功率放大器的安全运行,提出了死区控制电路及时 序控制电路。搭建了一台实验样机验证所提漏极调制电路设计的有效性,实验结果表明该样机的上升时间和下 降时间均小于100 ns。

关键词:漏极调制;氮化镓;高压;功率放大器;寄生电感;N-MOS驱动